APPARATUS AND METHOD FOR VERIFYING THE INTEGRITY O

专利名称：APPARATUS AND METHOD FOR VERIFYING

THE INTEGRITY OF TRANSFORMED VERTEXDATA IN GRAPHICS PIPELINE PROCESSING

发明人：ROBERT CRISTIAN KRUTSCH,OLIVER

BIBEL,ROLF DIETER SCHLAGENHAFT

申请号：US14746948申请日：20150623

公开号：US20160379331A1公开日：20161229

专利附图：

摘要：The present application relates to an apparatus for verifying the integrity of

transformed vertex data and a method of operating thereof. The apparatus comprises agraphics processing pipeline with a vertex shader unit, a buffer and a comparator unit.The vertex shader unit receives a stream of vertex data according to a vertex

specification. The vertex shader unit applies a transformation on each of the vertices inthe received stream of vertex data to and outputs a stream of transformed vertex data.The buffer is coupled to the vertex shader unit to buffer the transformed vertex data.The comparator is further configured to verify the integrity of at least a subset of thetransformed vertex data on the basis of reference data and to issue a fault indicationsignal in case the verification fails.

申请人：FREESCALE SEMICONDUCTOR, INC.

地址：Austin TX US

国籍：US

更多信息请下载全文后查看